Docket No.: P-02__

JAN 0 3 2002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of   :

Min Seok OH   :

Serial No.   09/942,939   :   Group Art Unit: 2133

                 :

Confirm. No.: 8961   :   Examiner: Unassigned

                 :

Filed: August 31, 2001   :

                 :

For: METHOD AND APPARATUS FOR ENCODING/DECODING REED-
     SOLOMON CODE IN BIT LEVEL

SUBMISSION OF ORIGINAL SPECIFICATION

Assistant Commissioner for Patents
Washington, D. C. 20231

Sir:

   Submitted herewith is the original Specification. This Specification corresponds to the facsimile copy of the Specification filed on <u>August 31, 2001.</u>

                 Respectfully submitted,

                 FLESHNER & KIM, LLP

                 Daniel Y.J. Kim
                 Registration No. 36,186
                 Carl R. Wesolowski
                 Registration No. 40,372

P. O. Box 221200
Chantilly, Virginia 20153-1200
(703) 502-9440 DYK:CRW/cah
Date: January 3, 2002

METHOD AND APPARATUS FOR ENCODING/DECODING REED-SOLOMON CODE IN BIT LEVEL

BACKGROUND OF THE INVENTION

5

1.   Field of the Invention

The present invention relates to an error correction code in a digital communication system, and particularly, to a method and an apparatus for encoding/decoding Reed-Solomon(hereinafter referred to RS) code made by non-

10   binary symbols in bit level.

2.   Description of the Background Art

Generally, a product code is a form of serial concatenation block turbo code, and shows high trade-off in a performance and in a complexity comparing to

15   a turbo code based on a convolution code. Especially, the product code is less complex and has higher performance than the turbo code based on the convolution code in a high rate system having high band-width efficiency and in a short block frame for communication devices.

Also, the performance of the product code is decided by the component

20   code, and therefore the RS code having a good characteristics is used for the component code of the product code.

Figure 1 is a block diagram showing a general digital communication system. As shown therein, the system comprises a source information inputting unit 110 for inputting code information in order to encode source information; a

25   encoding unit 120 for encoding the source information in order to check and

1

correct an error, which generated in the source information, on a communication channel based on the inputted code information; a modulating unit 130 for modulating the encoded source information into a signal transmittable on the communication channel; a demodulating unit 150 for demodulating the modulated signal by receiving a transmitted signal from the communication channel 140; a decoding unit 160 for decoding the demodulated signal into the original source information based on the code information; and a source information outputting unit 170 for outputting the source information decoded in the decoding unit 160.

The source information inputting unit 110 is inputted code information such as code length for the symbol, information length, coefficient of information polynomial, and coefficient of generator polynomial.

The encoding unit 120 encodes the symbols based on the code information inputted in the source information inputting unit 110.

The modulating unit 130 modulates the symbols encoded in the encoding unit 120 so as to be transmitted through the communication channels, and after that the modulated symbols are transmitted to destination through the communication channel 140.

The communication channel is made by radio or wire.

The demodulating unit 150 demodulates the transmitted symbols by using a demodulating method corresponding to the modulating method of the modulating unit 130, and after that inputs the demodulated symbols into the decoding unit 160.

The decoding unit 160 decodes the demodulated symbols, and transmits the decoded source information to the source information outputting unit 170.

Figure 2 is a structure view showing an RS product code according to the conventional art. As shown therein, Section I designates information part, and Section II and III designate parity parts. Also, Section IV is a parity part for encoding the Section II or Section III making the parity part into the information part.

In the RS product code, respective row and column vectors are (N, K) codewords, and respective symbol has GF(2^m) dimension. Also, the size of interleaver needed to perform encoding/decoding of the RS product code is K^2. Therefore, entire depth of trellis for SISO(Soft In Soft Out) decoding is N, and respective node of the trellis has 2^m branches.

The SISO decoding method for the RS product code can be divided into two methods.

First method is a chase algorithm. However, the algorithm has a problem that the decoder becomes very complex because the number of test patterns which is to be produced is very large in case of the RS code having a large dimension.

Second method is a SISO decoding method based on trellis using MAP(Maximum A posteriori) algorithm, Max-log, SOVA(Soft-Output Viterbi Algorithm) on trellis of block code.

However, in the above algorithms, the RS code has non-binary characteristics, and the number of branches of respective trellis node is non-binary. Therefore, the decoding processes of the algorithms in the respective node are more complex than that in the binary branches.

Also, the size of the interleaver is small according to the symbol dimension comparing to the size of the block which performs the decoding. Therefore, it is

inefficient to use an iterative decoder in which the performance of the algorithms depends on the size of the interlearver.

SUMMARY OF THE INVENTION

5

Therefore, an object of the present invention is to provide a decoding algorithm by which branch complexity is reduced comparing to a case of using non-binary symbol, also the size of interleaver is greatly extended in bit level by performing encoding/decoding process by generating trellis of bit level using binary equivalence of RS code.

To achieve the object of the present invention, as embodied and broadly described herein, there is provided a RS code encoding method in a bit level according to the present invention comprising the steps of: generating binary equivalence of RS code by multiplying systematic generator matrix by binary information sequence of the RS code; and generating row and column vector using the binary equivalence of the RS code as a component code.

Also, there is provided a decoding method of the RS code in bit level according to the present invention comprising the steps of: generating binary trellis from a receive signal using binary parity check matrix corresponded to the binary generator matrix of the RS code; and decoding row vector and column vector using the binary trellis, searching extrinsic information of the bit level, and inputting the extrinsic information of the bit level as new decoding information.

In addition, there is provided a encoding apparatus the RS code in the bit level according to the present invention comprising: a source information inputting unit in which source information for encoding is inputted; a binary conversion unit

4

for being inputted non-binary symbols outputted from the source information inputting unit and changing the symbols into binary symbols; a encoding unit for encoding the binary symbols in order to check and correct errors which may be generated by the conversed binary symbols on the communication channels; and a modulating unit modulating the binary symbols encoded in the encoding unit so as to be transmitted through the communication channel.

Also, there is provided a decoding apparatus for RS code on bit level according to the present invention comprising: a demodulating unit for demodulating the binary symbols of the RS code transmitted through the communication channel; a decoding unit for decoding row vectors and column vectors of the demodulated binary symbols repeatedly using the binary equivalence of the RS code; and a source information outputting unit for outputting the decoded binary symbols as data stream.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

5

Figure 1 is a block diagram showing a digital communication system according to the conventional art;

Figure 2 is a structure view showing encoding/decoding of a product code according to the conventional art;

Figure 3 is a block diagram showing a digital communication system according to the present invention;

Figure 4 is a flow chart of calculating binary equivalence generator matrix of RS code according to the present invention;

Figure 5 is a binary matrix made by using the binary equivalence of the RS product code according to the present invention;

Figure 6 is a structure view showing the RS product code using a component code comprising the binary equivalence of the RS code according to the present invention;

Figure 7 is an exemplary view of (7, 5) RS code in $GF(2^3)$; and

Figure 8 is a block diagram showing a decoding unit according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

Figure 3 is a block diagram showing a digital communication system according to the present invention. As shown therein, the digital communication system comprises: a source information inputting unit 310 inputting code information in order to encode source information; a binary conversion unit 320 for

conversing non-binary symbols outputted from the source information inputting unit 310 into binary symbols; a encoding unit 330 for encoding the source information in order to check and correct errors which may be generated in the source information on a communication channel; a modulating unit 340 for modulating the encoded source information into signals which is transmittable on the communication channel; a demodulating unit 360 for receiving the signals from the communication channel and demodulating the modulated signals; a decoding unit 370 for decoding the demodulated signals into the original source information based on the code information; and a source information outputting unit 380 for outputting the source information decoded in the decoding unit 370.

The source information inputting unit 310 is inputted code information such as code length for the symbols, information length, coefficient of the information polynomial, and coefficient of generator polynomial.

The binary conversion unit 320 changes the non-binary symbols outputted from the source information inputting unit 310 into the binary symbols.

The encoding unit 330 encodes the source information in order to check and correct errors which may be generated in the binary symbols when the binary symbols are transmitted through the communication channel.

The modulating unit 340 modulates the encoded symbols in the encoding unit 330 using methods of BPSK(Binary Phase Shift Keying), DPSK(Differential Phase Shift Keying), and QAM(Quadrature Amplitude Modulation) so that the symbols can be transmitted through the communication channel 350, and after that transmits the modulated symbols to the destinations through the communication channel 350.

The demodulating unit 360 demodulates the transmitted symbols from the

7

modulating unit 340 using methods which are corresponded to the modulating methods, and after that inputs the demodulated symbols into the decoding unit 370.

The decoding unit 370 decodes the demodulated symbol, and transmits the decoded source information to the source information outputting unit 380.

Figure 4 is a flow chart showing processes of calculating binary equivalence generator matrix of the RS code according to the present invention.

Figure 5 is a binary matrix made by using the binary equivalence of the RS product code according to the present invention.

Figure 6 is a structure view showing the RS product code made by using a component code comprising the binary equivalence of the RS code according to the present invention. As shown therein, Section I designates information part, and Section II and III designate parity parts. Also, Section IV is a parity part for encoding the Section II or Section III making the parity part into the information part.

The encoding processes of the RS code will be described as follows with reference to Figures 4, 5, and 6.

A generator matrix G for (N, K) RS code of code length N and of information length K having a symbol α^i of a certain GF(2^m) is expresses as following polynomial by interpreting linear combination of respective symbol.

$$\alpha^i = \sum_{j=0}^{m-1} \alpha_j \alpha^j \text{ for } \alpha_j \in GF(2) \text{ and } \alpha^j \in GF(2^m) \quad \text{--------- Equation (1)}$$

Therefore, multiple of any symbols A and B is expressed as follows.

8

$$A \cdot B = \sum_{j=0}^{m-1} \alpha_j \alpha^j \cdot \sum_{k=1}^{m-1} b_k \alpha^k = \sum_{j=0}^{m-1}\sum_{k=0}^{m-1} \alpha_j b_k \alpha^{j+k}$$ -------------- Equation (2)

The linear combination of Equation (2) can be expressed as following matrix.

$$\left| \alpha_{m-1}, \alpha_{m-2}, \ldots, \alpha_0 \right| \cdot \begin{vmatrix} b_{m-1}\alpha^{2m-2} & \ldots & b_0\alpha^{m-1} \\ b_{m-1}\alpha^{2m-3} & \ldots & b_0\alpha^{m-2} \\ & \ldots & \\ b_{m-1}\alpha^{m} & \ldots & b_0\alpha \\ b_{m-1}\alpha^{m-1} & \ldots & b_0\alpha^{0} \end{vmatrix} = \begin{vmatrix} \alpha_{m-1}b_{m-1}\alpha^{2m-2} & \ldots & \alpha_{m-1}b_0\alpha^{m-1} \\ \alpha_{m-2}b_{m-1}\alpha^{2m-3} & \ldots & \alpha_{m-2}b_0\alpha^{m-2} \\ & \ldots & \\ \alpha_1 b_{m-1}\alpha^{m} & \ldots & \alpha_1 b_0\alpha \\ \alpha_0 b_{m-1}\alpha^{m-1} & \ldots & \alpha_0 b_0\alpha^{0} \end{vmatrix}$$

-----------------Equation (3)

Respective column vectors in right matrix of Equation (3) are made such that the symbol vectors having symbol B are multiplied by $\alpha^0 \sim \alpha^{m-1}$ in order, after that, binary elements having symbol A are multiplied with the results. That is, binary equivalence generator matrix for a generator matrix having a certain $GF(2^m)$ symbol is made by multiplying $\alpha^0, \ldots, \alpha^{m-1}$ in order to respective symbols of 'G', and when the respective symbols of the new matrix are calculated as binary form as in Equation (1), then it becomes the binary equivalence of the RS code (S1).

At that time, the generated binary codeword has same code characteristics in original RS code and in symbol weight distribution even if the encoding processes are made at bit level.

Therefore, through Equations (1), (2), and (3), the number of row is increased as many as the number of multiplying original row numbers by m, and the binary generator matrix is made by expressing respective symbols constituting the matrix on polynomial basis. In the binary matrix, the components are 0 or 1 unlike in the original matrix, and the original non-binary matrix is conversed into

the binary matrix having rows and columns which are m times of original rows and columns. In addition, the bit level RS code is generated by using the binary matrix (S2).

At that time, the generated binary codeword has same code characteristics in the original RS code and in symbol weight distribution even if the encoding processes are made at bit level.

Also, as shown in Figure 6, the encoding unit 330 has similar structure as that of the conventional encoding unit 120, however, components vectors of respective rows and columns are made in binary level, and therefore an interleaver of binary level is formed. Therefore, the size of the interleaver is proportional to square of used binary symbol dimension. For example, in case of (N, K) RS code having respective symbols of $GF(2^m)$ dimension, the size of interleaver enlarges to $mK \times mK$ from $K \times K$ of conventional size (S3).

Therefore, the size of interleaver is m^2K^2, the entire depth of trellis for SISO decoding of respective vectors is mN, and the number of branches in respective node is two.

Therefore, SISO decoding in bit level trellis structure can reduce the complexity of branches, the SISO decoding is useful in a decoder in which branches of trellis is more complex than the depth of trellis.

Figure 7 is an exemplary view showing (7, 5) RS code in $GF(2^3)$. As shown therein, GF(2) binary generator matrix is made from the non-binary generator matrix on left side. Respective non-binary values constituting the left matrix are extended to matrix of 3x3 bit through Equations (2) and (3).

Figure 8 is a block diagram showing the decoding unit according to the present invention. As shown therein, the decoding unit comprises a column vector

decoder 810 calculating sequence ($L_c y$) received from the communication channel and previous decoding information ($L_e^c(\hat{u})$) and outputting column vector ($L^r(\hat{u})$); and a row vector decoder 820 outputting decoding vector ($L(\hat{u})$) by being inputted the column vector ($L^r(\hat{u})$), and inputting the row vector ($L_e^c(\hat{u})$) into the column vector decoder 810 by being inputted the sequence ($L_c y$) transmitted from the communication channel 350.

The column vector decoder 810 outputs column vector ($L(\hat{u})$) by calculating the sequence ($L_c y$) transmitted from the communication channel 350 and the previous row vector ($L_e^c(\hat{u})$), and the row vector decoder 820 outputs decoding vector ($L(\hat{u})$) by being inputted the column vector ($L^r(\hat{u})$) outputted from the column vector decoder and outputs the row vector ($L_e^c(\hat{u})$) to the column vector decoder 810 by being inputted the sequence ($L_c y$) transmitted from the communication channel 350, whereby the decoding unit 370 feedbacks the bit extrinsic information outputted from the SISO decoder.

That is, the decoding unit 370 generates binary generator matrix of RS code on being inputted the RS sequence outputted from the demodulating unit 360, and generates binary trellis using the binary parity check matrix corresponding to the binary generator matrix of the RS code.

Also, the decoding unit 370 decodes the column vector and the row vector in the binary trellis in order and inputs the extrinsic information of bit level as a new information in the repeated decoding processes. In addition, through the repeated decoding processes, the row vectors and the column vectors are calculated as shown in Figure 8.

The decoding processes of the row and column vectors use conventional method using parity check matrix as a trellis generation method for the block code.

11

In the structure above, the RS code having high decoding rate and systematic form is able to get the parity check matrix from the generator matrix, and the number of trellis states is smaller than in low decoding rate. The above processes are similar to the conventional art, however the trellis of binary level is applied to the row and column vectors of binary level and the decoder of binary level is used, whereby the extrinsic information of binary level is generated according to the present invention.

As described above, the encoding/decoding process is performed by generating the trellis of bit level using the binary equivalence according to the present invention, whereby the branch complexity is reduced than in case of using the non-binary symbols. Also, the size of the interleaver which is an important part of repeated code is greatly enlarged in bit level.

Also, the present invention has higher performance than the RS product code of non-binary in case that the present invention is applied to the communication system having a short block.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalence of such meets and bounds are therefore intended to be embraced by the appended claims.